Epitaxial growth of III-V nanostructures and thin films on silicon is one of the most vibrant research fields today, due to its potential in bringing III-V functionalities to mainstream Si technology. To date, numerous efforts have been devoted to tackling the challenges associated with material incompatibility, including the large mismatch of lattice constants and thermal expansion coefficients and the polarnonpolar nature of the III-V/IV semiconductor system. Among the various strategies available, selective patterned growth using the aspect ratio trapping (ART) method 1 stands out, for its capability in defect trapping, good controllability, and high compatibility with the Si complementary metaloxide-semiconductor (CMOS) process. Recent studies also suggest that the use of V-grooved Si (111) surfaces 2, 3 in the ART process is effective to restrict the generation of antiphase-domains, which has plagued the growth of III-V materials on industrial-standard (001) silicon for decades. Using the ART technique, selective area growth of high crystalline quality GaAs, 1, 2 InP, 3 and InGaAs 4 in nanoscale trench-patterned silicon has been reported, aiming for eventual goal of extending Moore's Law with III-V transistors. Unfortunately, the volume of useable material within the growth cavity is too small and in too close proximity to the underlying defects, 5 limiting its application in photonic devices. Although there were a few attempts to combine the ART growth with the epitaxial lateral overgrowth (ELOG) to provide large area planar films, 6, 7 V-groove patterned Si was not adopted in these former studies. In addition, the existence of dielectric patterns in the ELOG process causes hard-to-control asymmetries and irregularities of faceted growth regions, leading to higher coalescence defects and rough surface morphology in the resulting film. 6 Chemical mechanical polishing (CMP) is usually required to smoothen the surface for device fabrication. 7 In the letter, we demonstrate the use of orderly array of planar GaAs nanowires (NWs) to produce antiphase-domain-free GaAs thin films on exact (001) silicon substrates. Closely pitched GaAs nanowires were selectively grown on SiO 2 patterned Si (001) substrates with V-grooved Si (111) surfaces through the ART process. Using these GaAs nanowire arrays as seed templates for the subsequent epitaxial lateral overgrowth, we were able to achieve GaAs thin films with a flat surface, a low defect density, and no antiphase domains. The method in the present work eliminates the necessity to use misorientated Si substrates and graded SiGe/ Ge buffers. 7, 8 Unlike traditional approach utilizing embedded dielectric patterns for defect termination, we have identified and exploited a "tiara"-like structure formed by the patterned Si to trap defects in the nanowires and the thin films. As a result, it erases the difficulties in achieving coalescence over dielectric patterns. A flat planar film can be obtained in a simpler way without additional CMP process. The growth scheme shows great potential to engineer high quality GaAs-on-Si compliant substrates and provides opportunities for integration of electronic, photonic, or photovoltaic devices on silicon wafers.
N-type on-axis Si (001) substrates were used in the experiment. deposition (MOCVD) system with a horizontal reactor (AIXTRON 200/4). The samples were thermally cleaned in the MOCVD chamber at 800 C for 15 min in an H 2 ambient. The GaAs nanowires were grown using a two-step method that consisted of a low-temperature nucleation layer deposited at 385 C and a high-temperature main layer deposited at 550 C. Triethylgallium (TEGa) and Tertiarybutylarsine (TBA) were used as precursors and V/III ratios of 30 and 22 were chosen for the low-temperature and high-temperature growth, respectively. The growth rate for the GaAs NWs main layer was estimated to be 6 nm/min. After the NWs growth, the SiO 2 stripe patterns were removed by buffered oxide etch (BOE). Coalesced GaAs thin films were grown out of the nanowire arrays at a temperature of 600 C. Arsine (AsH 3 ) was used as the group-V source during the lateral overgrowth to provide a high V/III ratio. The growth of the GaAs thin films was initiated with a low growth rate of 6 nm/ min and a V/III ratio of 420. Afterwards, the growth rate was increased gradually to 24 nm/min, whereas the V/III ratio was decreased to 105 accordingly. Scanning electron microscope (SEM), atomic-force microscopy (AFM), highresolution x-ray diffraction (HRXRD), transmission electron diffraction (TEM), and room temperature photoluminescence (PL) have been used to characterize the planar nanowires and the overgrown GaAs thin films. Fig. 1(a) shows the tilted-view (70 ) SEM image of the planar GaAs nanowires separated by SiO 2 sidewalls, showing good uniformity and smooth facets. XRD was used to evaluate the crystalline quality of the GaAs nanowires in the trenches. An Empyrean system working at 40 kV voltage and 40 mA current was used to perform the XRD measurements. A hybrid monochromator consisted of an x-ray mirror and a two-crystal Ge (220) two-bounce monochromator provides an intense and line-collimated x-ray beam with Cu Ka1 radiation. A channel-cut Ge analyzer crystal is placed in front of the detector to reduce angular acceptance. The defects in the imperfect epilayer manifest themselves in the broadening of the x-rocking curves. To detect any asymmetric distribution of the defects characteristic of ART growth in line patterns, we did two-scans across the GaAs peak, with the x-ray beam perpendicular to the stripes and the other with the beam parallel to the stripes. Interestingly, we found the former alignment gives smaller rocking curve full-width-at-half-maximum (FWHM) than the latter, as indicated by Fig. 1(b) . The orientation dependence of the x-ray linewidth stemmed from an unequal distribution of defects in the [1 10] and [110] directions, which has been observed in former studies of InP growth on patterned Si.
9 Fig. 1(b) also presents the FWHM of the GaAs nanowire array decreasing monotonically with its thickness. For $200 nm GaAs on V-grooved Si (111) surface, we measured an FWHM of 414 and 540 arc sec with x-ray beam perpendicular to and parallel to the stripes, respectively, which surpassed the FWHM (611 arc sec) measured from a 1 lm thick GaAs film on a nonpatterned Si substrate.
Cross-sectional TEM has been utilized for defect analysis in the GaAs nanowires. TEM specimens were prepared using conventional mechanical thinning, followed by ion beam milling. A JEOL2010F field-emission microscope operating at 200 keV was used for the TEM observation. Fig.  2 (a) displays a bright-field TEM image of the planar GaAs nanowires taken along the [110] zone axis. Narrow (001) top facets and smooth {111} side facets were observed at the growth fronts. Fig. 2(b) presents the selective area diffraction pattern taken near the peak of a GaAs nanowire, revealing a single-crystalline zinc blend structure with excellent coherency. The zoomed-in image in Fig. 2(c) shows that the lattice mismatch between Si and GaAs was accommodated by the initial few-nanometer-thick GaAs layer containing highdensity {111} plane stacking faults. The bulk of the GaAs, on the other hand, shows high crystalline quality, with few defects. Because the growth of GaAs in every trench started with nucleation on the two equivalent Si{111} planes simultaneously, a void tube was formed at the bottom of the V-groove when the two growth fronts merged together, which can been seen in the high-resolution TEM image in Fig. 2(d) . One challenge of using such a patterned growth method is the lack of capability to trap (111)-orientated defects along the parallel direction of the trench. Fig. 2(e) shows a parallel-view TEM image taken along the [1 10] zone axis. Due to the lattice overlap of Si and GaAs, a thick moir e fringe pattern appears at the V-grooves region. Compared to the perpendicular-view TEM, there are more defects threading upwards in the parallel direction, as indicated by the red arrows in Fig. 2(e) .
Compared with former studies on ART growth, one distinct feature of these highly ordered nanowires is that the stacking faults at the hetero-interface of GaAs/Si(111) were stopped by a "tiara"-like structure formed by the Si undercutting beneath the SiO 2 sidewalls, as evidenced by the zoomed-in TEM image in Fig. 3 . Thanks to this unique defect confinement mechanism, the SiO 2 sidewalls can be removed for the subsequent overgrowth process without compromising defect trapping capability. We performed ELOG of GaAs on nanowires of 150 nm thick. The nanowire coalescence region has been inspected by TEM. Fig. 4(a) shows a cross-sectional TEM image consisting of two complete Si V-grooves. Remarkably, the "tiara"-like structure has prevented most of the stacking faults from propagating into the upper GaAs film. Fig. 4(b) highlights the heterointerface of GaAs/Si surrounding the peak of the "tiara." There are no threading defects from the top of the Si ridge. In some V-grooves, the stacking-disorder region can be too thick for a complete defect trapping, and a part of the stacking fault will climb out of the concave area, as shown in Fig.  4(c) . The closely pitched V-groove structures enhanced the likelihood of interactions and annihilation of those escaped {111} plane stacking faults. Fig. 4(d) presents the crossing of two stacking faults over the Si ridge, ending up with the removal of one stacking fault from the upper layer.
Merging nanowires without SiO 2 in between is advantageous for improving the surface morphology of the resulting planar thin films. The cross-sectional SEM image in Fig.  5(a) indicates that a flat surface was reached after 300 nm of GaAs overgrowth. The morphology of the 300 nm thick coalesced GaAs was further examined by AFM, as illustrated in Fig. 5(b) . A root-mean-square (rms) roughness of 1.9 nm across a scanned area of 5 Â 5 lm 2 has been achieved. We found spiral patterns and a few lines related to stacking faults, but no antiphase-domain boundaries. The absence of antiphase-domains is attributed to the III-V epitaxy on Si {111} planes with a homogeneous nucleation. 2 Eventually, thicker GaAs layers grown on top of the faceted nanowires are antiphase-domain free with better crystalline quality. 6 . Room-temperature PL spectra measured from the un-doped GaAs films grown out of nanowires on Si and a reference PL spectra collected from 1 lm un-doped GaAs grown on a semi-insulating GaAs substrate.
